Skip to content
Snippets Groups Projects
Commit c914d46d authored by Richard Henderson's avatar Richard Henderson
Browse files

tcg: Do not elide memory barriers for !CF_PARALLEL in system mode


The virtio devices require proper memory ordering between
the vcpus and the iothreads.

Reviewed-by: default avatarPhilippe Mathieu-Daudé <philmd@linaro.org>
Signed-off-by: default avatarRichard Henderson <richard.henderson@linaro.org>
parent f6ff4923
Branches
No related tags found
No related merge requests found
...@@ -102,7 +102,19 @@ void tcg_gen_br(TCGLabel *l) ...@@ -102,7 +102,19 @@ void tcg_gen_br(TCGLabel *l)
void tcg_gen_mb(TCGBar mb_type) void tcg_gen_mb(TCGBar mb_type)
{ {
if (tcg_ctx->gen_tb->cflags & CF_PARALLEL) { #ifdef CONFIG_USER_ONLY
bool parallel = tcg_ctx->gen_tb->cflags & CF_PARALLEL;
#else
/*
* It is tempting to elide the barrier in a uniprocessor context.
* However, even with a single cpu we have i/o threads running in
* parallel, and lack of memory order can result in e.g. virtio
* queue entries being read incorrectly.
*/
bool parallel = true;
#endif
if (parallel) {
tcg_gen_op1(INDEX_op_mb, mb_type); tcg_gen_op1(INDEX_op_mb, mb_type);
} }
} }
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment